View CY28439ZXC-2_4139047.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CY28439-2
Clock Generator for Intel Grantsdale Chipset
Features
* Compliant to Intel CK410 * Supports Intel Prescott and Tejas CPU * Selectable CPU frequencies * Differential CPU clock pairs * 100 MHz differential SRC clocks (two selectable between Fixed and Overclocking) * 96 MHz differential dot clock * 48 MHz USB clocks * 33 MHz PCI clock * Dial-A-Frequency * Watchdog * Two independent overclocking PLLs * Low-voltage frequency select input * I2C support with readback capabilities * Ideal Lexmark Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction * 3.3V power supply * 56-pin SSOP and TSSOP packages CPU SRC x2 x6 PCI x9 REF DOT96 x2 x1 USB x1 24-48M x1
Block Diagram
Xin Xout
Pin Configuration
VDD_RE F RE F
14.318MHz Crystal PLL Reference
IREF VDD_CPU CPUT CPUC
PLL1 CPU
FS_[E:A]
Divider
VDD_SRC SRCT (PCI Ex) SRCC (PCI Ex)
PLL2 SRC
Divider
VDD_SRC
PLL3 SATA
Divider
SRCT4_SATA SRCC4_SATA
VDD_48Mhz
PLL4 Fixed
Divider
DOT96T DOT96C VDD_48 USB48 VDD_48 24/48 VDD_PCI PCI VDD_PCI PCIF
VTTPWR_GD#/PD
VSS_PCI PCI3 *FS_E/PCI4 PCI5 VSS_PCI VDD_PCI PCIF0 **FS_A/PCIF1 *FS_B/PCIF2 VDD_48 **SEL24_48#/24_48M USB48 VSS_48 DOT96T DOT96C VTTPWRGD#/PD SRCT0 SRCC0 VDD_SRC VSS_SRC SRCT1 SRCC1 SRCT2 SRCC2 VSS_SRC SRCT_SATAT SRCC_SATAC VDD_SRC
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29
VDD_PCI PCI2 PCI1 PCI0 SRESET# REF1/FS_D** REF0/FS_C** VSS_REF XIN XOUT VDD_REF SCLK SDATA CPUT0 CPUC0 VDD_CPU CPUT1 CPUC1 VSS_CPU IREF VSSA VDDA VDD_SRC SRCT4 SRCC4 SRCT3 SRCC3 VSS_SRC
* Indicates internal pull-up ** Indicates internal pull-down
CY28439-2
SDATA SCLK
I2C Logic
Watchdog Timer
SRESET#
Rev 1.0, November 21, 2006
2200 Laurelwood Road, Santa Clara, CA 95054 Tel:(408) 855-0555 Fax:(408) 855-0550
Page 1 of 21
www.SpectraLinear.com
CY28439-2
Pin Description
Pin No. 6,56 1,5 3 Name VDD_PCI VSS_PCI FS_E/PCI4 Type PWR GND 3.3V power supply for outputs. Ground for outputs. Description
I,O, 3.3V-tolerant input for CPU frequency selection/33-MHz clock. PU,SE Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications. O, SE 33 MHz clocks. O,SE 33 MHz free-running clock I/O,PD, 3.3V-tolerant input for CPU frequency selection/Free-running 33-MHz clock. SE Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications. I/O, PU, 3.3V-tolerant input for CPU frequency selection/Free-running 33-MHz clock. SE Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications. I, PD 3.3V LVTTL input. This pin is a level sensitive strobe used to latch the FS_A, FS_B, FS_C,FS_D, FS_E, SEL24_48. After VTT_PWRGD# (active LOW) assertion, this pin becomes a real-time input for asserting power-down (active HIGH). 3.3V power supply for outputs.
2,4,53,54, PCI 55 7 8 9 16 PCIF0 FS_A/PCIF1 FS_B/PCIF2 VTT_PWRGD#/PD
10 11 12 13 14,15 17,18,21, 22,23,24, 30,31,32, 33 19,28,34 26,27 20,25,29 35 36 37 41 38 45 44 46 47 48 49 50
VDD_48
PWR
SEL24_48#/24_48 I/O, PD, Latched select input for 24-/48-MHz output/ 24-/48-MHz output M SE 0 = 48 MHz, 1 = 24 MHz USB48 VSS_48 DOT96T, DOT96C SRCT/C I/O, GND 48 MHz clock output. Ground for outputs.
O, DIF Fixed 96 MHz clock output. O, DIF Differential serial reference clocks. Outputs have overclocking capability.
VDD_SRC SRCT/C_SATAT/C VSS_SRC VDDA VSSA IREF VDD_CPU VSS_CPU SCLK SDATA VDD_REF XOUT XIN VSS_REF REF0/FS_C
PWR GND PWR GND I PWR GND I I/O PWR I GND
3.3V power supply for outputs. Ground for outputs. 3.3V power supply for PLL. Ground for PLL. A precision resistor is attached to this pin, which is connected to the internal current reference. 3.3V power supply for outputs. Ground for outputs. SMBus-compatible SCLOCK. SMBus-compatible SDATA. 3.3V power supply for outputs. 14.318 MHz crystal input. Ground for outputs.
O, DIF Differential serial reference clock. Recommended output for SATA.
39,40,42,43 CPUT/C
O, DIF Differential CPU clock outputs.
O, SE 14.318 MHz crystal output.
I/O, SE, 3.3V-tolerant input for CPU frequency selection/Reference clock. PD Selects test mode if pulled to VIHFS_C when VTT_PWRGD# is asserted LOW. Refer to DC Electrical Specifications table for VILFS_C,VIMFS_C,VIHFS_C specifications. O, SE, 3.3V-tolerant input for CPU frequency selection/Reference clock. PD Refer to DC Electrical Specifications table for Vil_FS and Vih_FS specifications. O, SE 3.3V output for Watchdog reset. This output is open drain type with a high (>100-k ) internal pull-up resistor.
51 52
REF1/FS_D SRESET#
Rev 1.0, November 21, 2006
Page 2 of 21
CY28439-2
Frequency Select Pins (FS_[A:E])
Host clock frequency selection is achieved by applying the appropriate logic levels to FS_A, FS_B, FS_C, FS_D, and FS_E inputs prior to VTT_PWRGD# assertion (as seen by the clock synthesizer). Upon VTT_PWRGD# being sampled LOW by the clock chip (indicating processor VTT voltage is stable), the clock chip samples the FS_A, FS_B, FS_C, FS_D, and FS_E input values. For all logic levels of FS_A, FS_B, FS_C, FS_D, and FS_E, VTT_PWRGD# employs a one-shot functionality in that once a valid LOW on VTT_PWRGD# has been sampled, all further VTT_PWRGD#, FS_A, FS_B, FS_C, FS_D, and FS_E transitions will be ignored, except in test mode. FS_C is a three level input, when sampled at a voltage greater than 2.1V by VTTPWRGD#, the device will enter test mode as selected by the voltage level on the FS_B input. The registers associated with the Serial Data Interface initialize to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface cannot be used during system operation for power management functions.
Data Protocol
The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in Table 1. The block write and block read protocol is outlined in Table 2 while Table 3 outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h).
Serial Data Interface
To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled.
Input Conditions FS_D FS_C FS_B FS_A
Output Frequency CPU SRC SRC M CPU PLL CPU M CPU N CPU N SRC PLL SRC N SRC N divider (not DEFAULT allowable Gear divider DEFA ULT allowable Gear Constants range for Constants changeable range for by user) DAF DAF (G)
FSEL_3
FSEL_2
FSEL_1
FSEL_0
(MHz)
(MHz)
0 0 0 0 0 0 0 1 1 1 1 1 1 1 X X
1 0 0 0 0 1 1 1 0 0 0 0 1 1 HIGH HIGH
0 0 1 1 0 0 1 0 0 1 1 0 0 1 LOW HIGH
1 1 1 0 0 0 0 1 1 1 0 0 0 0 X X
100 133.3333333 166.6666667 200 266.6666667 333.3333333 400 100.952381 133.968254 167 200.952381 266.6666667 334 400.6451613 Tristate REF/N
100 100 100 100 100 100 100 100 100 100 100 100 100 100 Tristate REF/N
30 40 60 60 80 120 120 30 40 60 60 80 120 120 Tristate REF/N
60 60 63 60 60 63 60 63 63 60 63 60 60 62 Tristate REF/N
200 200 175 200 200 175 200 212 211 167 211 200 167 207 Tristate REF/N
200 - 250 200 - 250 175 - 262 200 - 250 200 - 250 175 - 262 200 - 250 212 - 262 211 - 262 167 - 250 211 - 262 200 - 250 167 - 250 207 - 258 Tristate REF/N
30 30 30 30 30 30 30 30 30 30 30 30 30 30
60 60 60 60 60 60 60 60 60 60 60 60 60 60
200 200 - 266 200 200 - 266 200 200 - 266 200 200 - 266 200 200 - 266 200 200 - 266 200 200 - 266 200 200 - 266 200 200 - 266 200 200 - 266 200 200 - 266 200 200 - 266 200 167 - 266 200 167 - 266
Figure 1. CPU and SRC Frequency Select Tables
Rev 1.0, November 21, 2006
Page 3 of 21
CY28439-2
Table 1. Command Code Definition Bit 7 (6:0) Description 0 = Block read or block write operation, 1 = Byte read or byte write operation Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000'
Table 2. Block Read and Block Write Protocol Block Write Protocol Bit 1 8:2 9 10 18:11 19 27:20 28 36:29 37 45:38 46 .... .... .... .... Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits Acknowledge from slave Byte Count - 8 bits (Skip this step if I2C_EN bit set) Acknowledge from slave Data byte 1 - 8 bits Acknowledge from slave Data byte 2 - 8 bits Acknowledge from slave Data Byte /Slave Acknowledges Data Byte N - 8 bits Acknowledge from slave Stop Description Bit 1 8:2 9 10 18:11 19 20 27:21 28 29 37:30 38 46:39 47 55:48 56 .... .... .... .... Table 3. Byte Read and Byte Write Protocol Byte Write Protocol Bit 1 8:2 9 10 18:11 19 27:20 28 29 Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits Acknowledge from slave Data byte - 8 bits Acknowledge from slave Stop Description Bit 1 8:2 9 10 18:11 19 20 27:21 28 29 37:30 38 39 Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits Acknowledge from slave Repeated start Slave address - 7 bits Read Acknowledge from slave Data from slave - 8 bits NOT Acknowledge Stop Byte Read Protocol Description Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits Acknowledge from slave Repeat start Slave address - 7 bits Read = 1 Acknowledge from slave Byte Count from slave - 8 bits Acknowledge Data byte 1 from slave - 8 bits Acknowledge Data byte 2 from slave - 8 bits Acknowledge Data bytes from slave / Acknowledge Data Byte N from slave - 8 bits NOT Acknowledge Stop Block Read Protocol Description
Rev 1.0, November 21, 2006
Page 4 of 21
CY28439-2
Control Registers
Byte 0: Control Register 0 Bit 7 6 5 4 3 2 1 0 @Pup 1 1 1 1 1 1 1 1 Name RESERVED SRC[T/C]4 SRC[T/C]3 SATA[T/C] SRC[T/C]2 SRC[T/C]1 RESERVED SRC[T/C]0 RESERVED SRC[T/C]4 Output Enable 0 = Disable (Tri-state), 1 = Enable SRC[T/C]3 Output Enable 0 = Disable (Tri-state), 1 = Enable SATA[T/C] Output Enable 0 = Disable (Tri-state), 1 = Enable SRC[T/C]2 Output Enable 0 = Disable (Tri-state), 1 = Enable SRC[T/C]1 Output Enable 0 = Disable (Tri-state), 1 = Enable RESERVED SRC[T/C]0 Output Enable 0 = Disable (Tri-state), 1 = Enable Description
Byte 1: Control Register 1 Bit 7 6 5 4 3 2 1 0 @Pup 1 1 1 1 0 1 1 1 Name PCIF0 DOT_96[T/C] 24_48M REF0 RESERVED CPU[T/C]1 CPU[T/C]0 CPU PCIF0 Output Enable 0 = Disabled, 1 = Enabled DOT_96 MHz Output Enable 0 = Disable (Tri-state), 1 = Enabled 24_48 MHz Output Enable 0 = Disabled, 1 = Enabled REF0 Output Enable 0 = Disabled, 1 = Enabled RESERVED CPU[T/C]1 Output Enable 0 = Disable (Tri-state), 1 = Enabled CPU[T/C]0 Output Enable 0 = Disable (Tri-state), 1 = Enabled PLL1 (CPU PLL) Spread Spectrum Enable 0 = Spread off, 1 = Spread on Description
Byte 2: Control Register 2 Bit 7 6 5 4 3 2 1 @Pup 1 1 1 1 1 1 1 Name PCI5 PCI4 PCI3 PCI2 PCI1 PCI0 PCIF2 PCI5 Output Enable 0 = Disabled, 1 = Enabled PCI4 Output Enable 0 = Disabled, 1 = Enabled PCI3 Output Enable 0 = Disabled, 1 = Enabled PCI2 Output Enable 0 = Disabled, 1 = Enabled PCI1 Output Enable 0 = Disabled, 1 = Enabled PCI0 Output Enable 0 = Disabled, 1 = Enabled PCIF2 Output Enable 0 = Disabled, 1 = Enabled Description
Rev 1.0, November 21, 2006
Page 5 of 21
CY28439-2
Byte 2: Control Register 2 (continued) Bit 0 @Pup 1 Name PCIF1 PCIF1 Output Enable 0 = Disabled, 1 = Enabled Description
Byte 3: Control Register 3 Bit 7 6 5 4 3 2 1 0 @Pup 0 0 0 0 0 0 0 0 Name RESERVED SRC4 SRC3 SATA[T/C] SRC2 SRC1 RESERVED SRC0 RESERVED, Set = 0 Allow control of SRC[T/C]4 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP# Allow control of SRC[T/C]3 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP# Allow control of SATA[T/C] with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP# Allow control of SRC[T/C]2 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP# Allow control of SRC[T/C]1 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP# RESERVED Allow control of SRC[T/C]0 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP# Description
Byte 4: Control Register 4 Bit 7 6 5 4 3 2 1 0 @Pup HW 0 0 0 0 1 1 1 Name FS_E DOT96[T/C] PCIF2 PCIF1 PCIF0 RESERVED RESERVED RESERVED Description FS_E Reflects the value of the FS_E pin sampled on power-up. 0 = FS_E was low during VTT_PWRGD# assertion. DOT_PWRDWN Drive Mode 0 = Driven in PWRDWN, 1 = Tri-state Allow control of SRC[T/C]2 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP# Allow control of PCIF1 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP# Allow control of PCIF0 with assertion of SW PCI_STP# 0 = Free running, 1 = Stopped with PCI_STP# RESERVED, Set = 1 RESERVED, Set = 1 RESERVED, Set = 1
Byte 5: Control Register 5 Bit 7 @Pup 0 Name SRC[T/C] Description SRC[T/C] Stop Drive Mode 0 = Driven when PCI_STP# asserted,1 = Tri-state when PCI_STP# asserted RESERVED, Set = 0 RESERVED, Set = 0 RESERVED, Set = 0 SRC[T/C] PWRDWN Drive Mode 0 = Driven when PD asserted,1 = Tri-state when PD asserted RESERVED, Set = 0 CPU[T/C]1 PWRDWN Drive Mode 0 = Driven when PD asserted,1 = Tri-state when PD asserted CPU[T/C]0 PWRDWN Drive Mode 0 = Driven when PD asserted,1 = Tri-state when PD asserted Page 6 of 21
6 5 4 3 2 1 0
0 0 0 0 0 0 0
RESERVED RESERVED RESERVED SRC[T/C][4:0] RESERVED CPU[T/C]1 CPU[T/C]0
Rev 1.0, November 21, 2006
CY28439-2
Byte 6: Control Register 6 Bit 7 6 5 4 3 @Pup 0 0 HW 1 1 Name TEST_SEL TEST_MODE FS_D REF REF/N or Tri-state Select 0 = Tri-state, 1 = REF/N Clock Test Clock Mode Entry Control 0 = Normal operation, 1 = REF/N or Tri-state mode FS_D reflects the value of the FS_D pin sampled on power-up. 0 = FS_D was low during VTT_PWRGD# assertion REF Output Drive Strength 0 = High, 1 = Low Description
PCI, PCIF and SRC clock SW PCI_STP# Function outputs except those set 0=SW PCI_STP# assert, 1= SW PCI_STP# deassert to free running When this bit is set to 0, all STOPPABLE PCI, PCIF and SRC outputs will be stopped in a synchronous manner with no short pulses. When this bit is set to 1, all STOPPED PCI, PCIF and SRC outputs will resume in a synchronous manner with no short pulses. FS_C FS_B FS_A FS_C Reflects the value of the FS_C pin sampled on power-up 0 = FS_C was low during VTT_PWRGD# assertion FS_B Reflects the value of the FS_B pin sampled on power-up 0 = FS_B was low during VTT_PWRGD# assertion FS_A Reflects the value of the FS_A pin sampled on power-up 0 = FS_A was low during VTT_PWRGD# assertion
2 1 0
HW HW HW
Byte 7: Vendor ID Bit 7 6 5 4 3 2 1 0 @Pup 0 0 0 0 1 0 0 0 Name Revision Code Bit 3 Revision Code Bit 2 Revision Code Bit 1 Revision Code Bit 0 Vendor ID Bit 3 Vendor ID Bit 2 Vendor ID Bit 1 Vendor ID Bit 0 Revision Code Bit 3 Revision Code Bit 2 Revision Code Bit 1 Revision Code Bit 0 Vendor ID Bit 3 Vendor ID Bit 2 Vendor ID Bit 1 Vendor ID Bit 0 Description
Byte 8: Control Register 8 Bit 7 @Pup 0 Name CPU_SS Description Spread Selection for CPU PLL 0: -0.5% (peak to peak) 1: -1.0% (peak to peak) Spread Selection for CPU PLL 0: Down spread. 1: Center spread SRC Spread Spectrum Enable 0 = Spread off, 1 = Spread on Spread Selection for SRC PLL 0: -0.5% (peak to peak) 1: -1.0% (peak to peak) RESERVED, Set = 0 USB 48-MHz Output Drive Strength 0 = 2x, 1 = 1x 33-MHz Output Drive Strength 0 = 2x, 1 = 1x RESERVED
6
0
CPU_DWN_SS
5 4
0 0
SRC_SS_OFF SRC_SS
3 2 1 0
0 1 1 0
RESERVED USB PCI RESERVED
Rev 1.0, November 21, 2006
Page 7 of 21
CY28439-2
Byte 9: Control Register 9 Bit 7 6 5 4 3 2 1 0 @Pup 0 0 0 0 0 0 0 0 FSEL_D FSEL_C FSEL_B FSEL_A SW Frequency selection bits. See Figure 1. Name RESERVED RESERVED Description
Byte 10: Control Register 10 Bit 7 @Pup 0 Name Recovery_Frequency Description This bit allows selection of the frequency setting that the clock will be restored to once the system is rebooted 0: Use HW settings 1: Recovery N[8:0] Timer_SEL selects the WD reset function at SRESET pin when WD time out. 0 = Reset and Reload Recovery_Frequency 1 = Only Reset Time_Scale allows selection of WD time scale 0 = 294 ms 1 = 2.34 s WD_Alarm is set to "1" when the Watchdog times out. It is reset to "0" when the system clears the WD_TIMER time stamp. Watchdog timer time stamp selection 000: Reserved (test mode) 001: 1 * Time_Scale 010: 2 * Time_Scale 011: 3 * Time_Scale 100: 4 * Time_Scale 101: 5 * Time_Scale 110: 6 * Time_Scale 111: 7 * Time_Scale Watchdog timer enable, when the bit is asserted, Watchdog timer is triggered and time stamp of WD_Timer is loaded 0 = Disable, 1 = Enable
6
0
Timer_SEL
5 4 3 2 1
1 0 0 0 0
Time_Scale WD_Alarm WD_TIMER2 WD_TIMER1 WD_TIMER0
0
0
WD_EN
Byte 11: Control Register 11 Bit 7 6 5 4 3 2 1 0 @Pup 0 0 0 0 0 0 0 0 Name CPU_DAF_N7 CPU_DAF_N6 CPU_DAF_N5 CPU_DAF_N4 CPU_DAF_N3 CPU_DAF_N2 CPU_DAF_N1 CPU_DAF_N0 Description If Prog_CPU_EN is set, the values programmed in CPU_DAF_N[8:0] and CPU_DAF_M[6:0] will be used to determine the CPU output frequency. The setting of FS_Override bit determines the frequency ratio for CPU and other output clocks. When it is cleared, the same frequency ratio stated in the Latched FS[E:A] register will be used. When it is set, the frequency ratio stated in the FSEL[3:0] register will be used.
Rev 1.0, November 21, 2006
Page 8 of 21
CY28439-2
Byte 12: Control Register 12 Bit 7 6 5 4 3 2 1 0 @Pup 0 0 0 0 0 0 0 0 Name CPU_DAF_N8 CPU_DAF_M6 CPU_DAF_M5 CPU_DAF_M4 CPU_DAF_M3 CPU_DAF_M2 CPU_DAF_M1 CPU_DAF_M0 Description If Prog_CPU_EN is set, the values programmed is in CPU_FSEL_N[8:0] and CPU_FSEL_M[6:0] will be used to determine the CPU output frequency. The setting of FS_Override bit determines the frequency ratio for CPU and other output clocks. When it is cleared, the same frequency ratio stated in the Latched FS[E:A] register will be used. When it is set, the frequency ratio stated in the FSEL[3:0] register will be used.
Byte 13: Control Register 13 Bit 7 6 5 4 3 2 1 0 @Pup 0 0 0 0 0 0 0 0 Name SRC_N7 SRC_N6 SRC_N5 SRC_N4 SRC_N3 SRC_N2 SRC_N1 SRC_N0 SRC Dial-A-Frequency Bit N7 SRC Dial-A-Frequency Bit N6 SRC Dial-A-Frequency Bit N5 SRC Dial-A-Frequency Bit N4 SRC Dial-A-Frequency Bit N3 SRC Dial-A-Frequency Bit N2 SRC Dial-A-Frequency Bit N1 SRC Dial-A-Frequency Bit N0 Description
Byte 14: Control Register 14 Bit 7 6 @Pup 0 0 Name SRC_N8 SW_RESET SRC Dial-A-Frequency Bit N8 Software Reset. When set the device will assert a reset signal on SRESET# upon completion of the block/word/byte write that set it. After asserting and deasserting the SRESET# this bit will self clear (set to 0). The SRESET# pin must be enabled by latching SRESET#_EN on VTT_PRWGD# to utilize this feature. FS_Override 0 = Select operating frequency by FS(E:A) input pins 1 = Select operating frequency by FSEL_(4:0) settings Smooth switch select 0: Select CPU_PLL 1: Select SRC_PLL. RESERVED, Set = 0 RESERVED, Set = 0 Free running 33-MHz Output Drive Strength 0 = 2x, 1 = 1x Watchdog Recovery Bit Description
5
0
FS_[E:A]
4
0
SMSW_SEL
3 2 1 0
0 0 1 0
RESERVED RESERVED PCIF Recovery_N8
Byte 15: Control Register 15 Bit 7 6 5 4 3 @Pup 0 0 0 0 0 Name Recovery N7 Recovery N6 Recovery N5 Recovery N4 Recovery N3 Watchdog Recovery Bit Watchdog Recovery Bit Watchdog Recovery Bit Watchdog Recovery Bit Watchdog Recovery Bit Description
Rev 1.0, November 21, 2006
Page 9 of 21
CY28439-2
Byte 15: Control Register 15 (continued) Bit 2 1 0 @Pup 0 0 0 Name Recovery N2 Recovery N1 Recovery N0 Watchdog Recovery Bit Watchdog Recovery Bit Watchdog Recovery Bit Description
Byte 16: Control Register 16 Bit 7 6 5 @Pup 1 1 0 Name REF1 USB48 SRC_FREQ_SEL REF1 Output Enable 0 = Disable, 1 = Enable USB48 Output Enable 0 = Disable, 1 = Enable SRC Frequency selection 0: SRC frequency is selected via the FS_E pin 1: SRC frequency is initially set to 167 MHz. RESERVED SATA PLL Spread Spectrum Enable 0 = Spread off, 1 = Spread on Programmable SRC frequency enable 0 = disabled, 1 = enabled. Programmable CPU frequency enable 0 = disabled, 1 = enabled. Description
4 3 2 1 0
0 0 0 0 0
RESERVED SRC_SATA Prog_SRC_EN Prog_CPU_EN
Watchdog Autorecovery Watchdog Autorecovery Mode 0 = Disable (Manual), 1= Enable (Auto) crystal not parallel. It's a common misconception that load capacitors are in parallel with the crystal and should be approximately equal to the load capacitance of the crystal. This is not true.
The CY28439-2 requires a Parallel Resonance Crystal. Substituting a series resonance crystal will cause the CY28439-2 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300-ppm frequency shift between series and parallel crystals due to incorrect loading.
Crystal Loading
Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, the total capacitance the crystal will see must be considered to calculate the appropriate capacitive loading (CL). Figure 2 shows a typical crystal configuration using the two trim capacitors. An important clarification for the following discussion is that the trim capacitors are in series with the Table 4. Crystal Recommendations Frequency (Fund) 14.31818 MHz Cut AT Loading Load Cap Parallel 20 pF Drive (max.) 0.1 mW Shunt Cap (max.) 5 pF Motional (max.) 0.016 pF Tolerance (max.) 35 ppm Stability (max.) 30 ppm Aging (max.) 5 ppm Figure 2. Crystal Capacitive Clarification
Rev 1.0, November 21, 2006
Page 10 of 21
CY28439-2
Calculating Load Capacitors
In addition to the standard external trim capacitors, trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading. As mentioned previously, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, trim capacitors (Ce1,Ce2) should be calculated to provide equal capacitive loading on both sides.
Clock Chip
Dial-A-Frequency (CPU and SRC)
This feature allows the user to overclock their system by slowly stepping up the CPU or SRC frequency. When the programmable output frequency feature is enabled, the CPU and SRC frequencies are determined by the following equation Fcpu = G * N/M or Fcpu=G2 * N, where G2 = G / M "N" and "M" are the values programmed in Programmable Frequency Select N-Value Register and M-Value Register, respectively. "G" stands for the PLL Gear Constant, which is determined by the programmed value of FS[E:A]. See Figure 1 for the Gear Constant for each Frequency selection. The PCI Express only allows user control of the N register, the M value is fixed and documented in Figure 1. In this mode, the user writes the desired N and M value into the DAF I2C registers. The user cannot change only the M value and must change both the M and the N values at the same time, if they require a change to the M value. The user may change only the N value if required. Associated Register Bits
Trace 2.8pF
Ci1
Ci2 Pin 3 to 6p
Cs1
X1
X2
Cs2
XTAL Ce1
CPU_DAF Enable--This bit enables CPU DAF mode. By default, it is not set. When set, the operating frequency is determined by the values entered into the CPU_DAF_N register. Note: the CPU_DAF_N and M register must contain valid values before CPU_DAF is set. Default = 0, (No DAF). CPU_DAF_N--There will be nine bits (for 512 values) to linearly change the CPU frequency (limited by VCO range). Default = 0, (0000) The allowable values for N are detailed in the frequency select table in Figure 1. CPU DAF M--There will be 7 bits (for 128 values) to linearly change the CPU frequency (limited by VCO range). Default = 0, the allowable values for M are detailed in the frequency select table in Figure 1. SRC_DAF Enable--This bit enables SRC DAF mode. By default, it is not set. When set, the operating frequency is determined by the values entered into the SRC_DAF_N register. Note: the SRC_DAF_N register must contain valid values before SRC_DAF is set. Default = 0, (No DAF). SRC_DAF_N--There are nine bits (for 512 values) to linearly change the CPU frequency (limited by VCO range). Default = 0, (0000) The allowable values for N are detailed in the frequency select table in Figure 1. Recovery--The recovery mechanism during CPU DAF when the system locks up and the Watchdog timer is enabled is determined by the "Watchdog Recovery Mode" and "Watchdog Autorecovery Enable" bits. The possible recovery methods are: (A) Auto, (B) Manual (by Recovery N), (C) HW, and (D) No recovery, just send reset signal. There is no recovery mode for SRC Dial-a-Frequency.
Ce2
Trim 33pF
Figure 3. Crystal Loading Example Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2. Load Capacitance (each side) Ce = 2 * CL - (Cs + Ci) Total Capacitance (as seen by the crystal) CLe
=
1 ( Ce1 + Cs1 + Ci1 +
1
1 Ce2 + Cs2 + Ci2
)
CL ................................................... Crystal load capacitance CLe .........................................Actual loading seen by crystal using standard value trim capacitors Ce .....................................................External trim capacitors Cs ............................................. Stray capacitance (terraced) Ci .......................................................... Internal capacitance (lead frame, bond wires etc.) CL ................................................... Crystal load capacitance CLe .........................................Actual loading seen by crystal using standard value trim capacitors Ce .....................................................External trim capacitors Cs ............................................. Stray capacitance (terraced) Ci .......................................................... Internal capacitance (lead frame, bond wires etc.)
Software Frequency Select
This mode allows the user to select the CPU output frequencies using the Software Frequency select bits in the SMBUS register. FSEL--There will be four bits (for 16 combinations) to select predetermined CPU frequencies from a table. The table selections are detailed in section Figure 1.
Rev 1.0, November 21, 2006
Page 11 of 21
CY28439-2
FS_Override--This bit allows the CPU frequency to be selected from HW or FSEL settings. By default, this bit is not set and the CPU frequency is selected by HW. When this bit is set, the CPU frequency is selected by the FSEL bits. Default = 0. Recovery--The recovery mechanism during FSEL when the system locks up is determined by the "Watchdog Recovery Mode" and "Watchdog Autorecovery Enable" bits. The only possible recovery method is to (?) Hardware Settings. Auto recovery or manual recovery can cause a wrong output frequency because the output divider may have changed with the selected CPU frequency and these recovery methods will not recover the original output divider setting. Watchdog Register Bits The following register bits are associated with the Watchdog timer: Watchdog Enable--This bit (by default) is not set, which disables the Watchdog. When set, the Watchdog is enabled. Also, when there is a transition from LOW to HIGH, the timer reloads. Default = 0, disable Watchdog Timer--There will be three bits (for seven combinations) to select the timer value. Default = 000--the Value '000' is a reserved test mode. Watchdog Alarm--This bit is a flag and when it is set, it indicates that the timer has expired. This bit is not set by default. When the bit is set, the user is allowed to clear. Default = 0. Watchdog Time Scale--This bit selects the multiplier. When this bit is not set, the multiplier will be 250 ms. When set (by default), the multiplier will be 3s. Default = 1. Watchdog Reset Mode--This selects the Watchdog reset mode. When this bit is not set (by default), the Watchdog will send a reset pulse and reload the recovery frequency, which depends on Watchdog Recovery Mode setting. When set, it just sends a reset pulse. Default = 0, Reset & Recover Frequency. Watchdog Recovery Mode--This bit selects the location to recover from. One option is to recover from the HW settings (already stored in SMBUS registers for readback capability) and the second is to recover from a register called "Recovery N". Default = 0 (Recover from the HW setting). Watchdog Autorecovery Enable--This bit by default is set and the recovered values are automatically written into the "Watchdog Recovery Register" and reloaded by the Watchdog function. When this bit is not set, the user is allowed to write to the "Watchdog Recovery Register". The value stored in the "Watchdog Recovery Register" will be used for recovery. Default = 1, Autorecovery. Watchdog Recovery Register--This is a nine-bit register to store the Watchdog N recovery value. This value can be written by the Autorecovery or User depending on the state of the "Watchdog Autorecovery Enable bit".
Smooth Switching
The device contains one smooth switch circuit which is shared by the CPU PLL and SRC PLL. The smooth switch circuit ensures that when the output frequency changes by overclocking, the transition from the old frequency to the new frequency is a slow, smooth transition containing no glitches. The rate of change of output frequency when using the smooth switch circuit is less than 1 MHz/0.667 s. The frequency overshoot and undershoot will be less than 2%. The Smooth Switch circuit can be assigned to either PLL via register byte 14 bit 4. By default the smooth switch circuit is assigned to the CPU PLL. Either PLL can still be overclocked when it does not have control of the smooth switch circuit but it is not guaranteed to transition to the new frequency without large frequency glitches. It is not recommended to enable overclocking and change the N values of both PLLs in the same SMBUS block write.
Watchdog Timer
The Watchdog timer is used in the system in conjunction with overclocking. It is used to provide a reset to a system that has hung up due to overclocking the CPU and the Front side bus. The Watchdog is enabled by the user and if the system completes its checkpoints, the system will clear the timer. However, when the timer runs out, there will be a reset pulse generated on the SRESET# pin for 20 ms that is used to reset the system. When the Watchdog is enabled (WD_EN = 1) the Watchdog timer will start counting down from a value of Watchdog_timer * time scale. If the Watchdog timer reaches 0 before the WD_EN bit is cleared then it will assert the SRESET# signal and set the Watchdog Alarm bit to 1. To use the Watchdog the SRESET# pin must be enabled by SRESET_EN pin being sampled low by VTTPWRGD# assertion during system boot-up. At any point if during the Watchdog timer countdown, if the time stamp or Watchdog timer bits are changed the timer will reset and start counting down from the new value. After the Reset pulse, the Watchdog will stay inactive until either: 1. A new time stamp or Watchdog timer value is loaded. 2. The WD_EN bit is cleared and then set again.
Watchdog Recovery Modes
There are two operating modes that requires Watchdog recovery. The modes are Dial-A-Frequency (DAF) or Frequency Select. There are four different recovery modes: The following diagram lists the operating mode and the recovery mode associated with it. Recover to Hardware M,N, O When this recovery mode is selected, in the event of a Watchdog timeout, the original M, N, and O values that were latched by the HW FSEL pins at Chip boot-up should be reloaded. Autorecovery When this recovery mode is selected, in the event of a Watchdog timeout, the M and N values stored in the Recovery M and N registers should be reloaded. The current values of M and N will be latched into the internal recovery M and N registers by the WD_EN bit being set.
Rev 1.0, November 21, 2006
Page 12 of 21
CY28439-2
Manual Recovery When this recovery mode is selected, in the event of a Watchdog timeout, the N value as programmed by the user in the N recovery register, and the M value that is stored in the Recovery M register (not accessible by the user) should be restored. The current M value should be latched into the M recovery register by the WD_EN bit being set. No Recovery If no recovery mode is selected, in the event of a Watchdog time out, the device should just assert the SRESET# and keep the current values of M and N. PD (Power-down)--Assertion When PD is sampled HIGH by two consecutive rising edges of CPUC, all single-ended outputs will be held LOW on their next HIGH-to-LOW transition and differential clocks must held high or tri-stated (depending on the state of the control register drive mode bit) on the next diff clock# HIGH-to-LOW transition within 4 clock periods. When the SMBus PD drive mode bit corresponding to the differential (CPU, SRC, and DOT) clock output of interest is programmed to `0', the clock output is held with "Diff clock" pin driven HIGH at 2 x Iref, and "Diff clock#" tri-state. If the control register PD drive mode bit corresponding to the output of interest is programmed to "1", then both the "Diff clock" and the "Diff clock#" are tri-state. Note the example below shows CPUT = 133 MHz and PD drive mode = `1' for all differential outputs. This diagram and description is applicable to valid CPU frequencies 100, 133, 166, 200, 266, 333, and 400 MHz. In the event that PD mode is desired as the initial power-on state, PD must be asserted HIGH in less than 10 s after asserting Vtt_PwrGd#. PD Deassertion The power-up latency is less than 1.8 ms. This is the time from the deassertion of the PD pin or the ramping of the power supply until the time that stable clocks are output from the clock chip. All differential outputs stopped in a three-state condition resulting from power down will be driven high in less than 300 s of PD deassertion to a voltage greater than 200 mV. After the clock chip's internal PLL is powered up and locked, all outputs will be enabled within a few clock cycles of each other. Figure 5 is an example showing the relationship of clocks coming up.
Software Reset
Software reset is a reset function which is used to send out a pulse from SRESET# pin. It is controlled by the SW_RESET enable register bit. Upon completion of the byte/word/block write in which the SW_RESET bit was set, the device will send a RESET pulse on the SRESET# pin. The duration of the SRESET# pulse should be the same as the duration of the SRESET# pulse after a Watchdog timer time out. After the SRESET# pulse is asserted the SW_RESET bit should be automatically cleared by the device. PD (Power-down) Clarification The VTT_PWRGD# /PD pin is a dual-function pin. During initial power-up, the pin functions as VTT_PWRGD#. Once VTT_PWRGD# has been sampled LOW by the clock chip, the pin assumes PD functionality. The PD pin is an asynchronous active HIGH input used to shut off all clocks cleanly prior to shutting off power to the device. This signal is synchronized internal to the device prior to powering down the clock synthesizer. PD is also an asynchronous input for powering up the system. When PD is asserted HIGH, all clocks need to be driven to a LOW value and held prior to turning off the VCOs and the crystal oscillator.
PD CPUT, 133MHz CPUC, 133MHz SRCT 100MHz SRCC 100MHz USB, 48MHz DOT96T DOT96C
PCI, 33 MHz REF
Figure 4. Power-down Assertion Timing Waveform
Rev 1.0, November 21, 2006
Page 13 of 21
CY28439-2
Tstable <1.8 ms
PD CPUT, 133MHz CPUC, 133MHz SRCT 100MHz SRCC 100MHz USB, 48MHz DOT96T DOT96C PCI, 33MHz REF
Tdrive_PWRDN# <300 , >200 mV
Figure 5. Power-down Deassertion Timing Waveform
FS_A, FS_B,FS_C VTT_PW RGD# PW RGD_VRM
VDD Clock Gen Clock State State 0
0.2-0.3 ms Delay State 1
W ait for VTT_PW RGD#
Sample Sels State 2 State 3
Device is not affected, VTT_PW RGD# is ignored
Clock Outputs
Off
On
Clock VCO
Off
On
Figure 6. VTT_PWRGD# Timing Diagram
S1
S2 VTT_PW RGD# = Low
Delay >0.25 ms
VDD_A = 2.0V
Sample Inputs straps
W ait for <1.8ms S0 S3 VDD_A = off
Power Off
Norm al Operation
VTT_PW RGD# = toggle
Enable Outputs
Figure 7. Clock Generator Power-up/Run State Diagram
Rev 1.0, November 21, 2006
Page 14 of 21
CY28439-2
Absolute Maximum Conditions
Parameter VDD VDD_A VIN TS TA TJ OJC OJA ESDHBM UL-94 MSL Description Core Supply Voltage Analog Supply Voltage Input Voltage Temperature, Storage Temperature, Operating Ambient Temperature, Junction Dissipation, Junction to Case Dissipation, Junction to Ambient ESD Protection (Human Body Model) Flammability Rating Moisture Sensitivity Level Relative to VSS Non-functional Functional Functional Mil-STD-883E Method 1012.1 JEDEC (JESD 51) MIL-STD-883, Method 3015 At 1/8 in. Condition Min. -0.5 -0.5 -0.5 -65 0 - - - 2000 V-0 1 Max. 4.6 4.6 VDD + 0.5 150 70 150 20 60 - Unit V V VDC C C C C/W C/W V
Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
DC Electrical Specifications
Parameter All VDDs VILI2C VIHI2C VIL_FS VIH_FS VILFS_C VIMFS_C VIH FS_C VIL VIH IIL IIH VOL VOH IOZ CIN COUT LIN VXIH VXIL IDD3.3V IPD3.3V IPT3.3V Description 3.3V Operating Voltage Input Low Voltage Input High Voltage FS_[A:B,D:E] Input Low Voltage FS_[A:B,D:E] Input High Voltage FS_C Low Range FS_C Mid Range FS_C High Range 3.3V Input Low Voltage 3.3V Input High Voltage Input Low Leakage Current Input High Leakage Current 3.3V Output Low Voltage 3.3V Output High Voltage High-impedance Output Current Input Pin Capacitance Output Pin Capacitance Pin Inductance Xin High Voltage Xin Low Voltage Dynamic Supply Current Power-down Supply Current Power-down Supply Current At max. load and freq. per Figure 10 PD asserted, Outputs Driven PD asserted, Outputs Tri-state Except internal pull-up resistors, 0 < VIN < VDD Except internal pull-down resistors, 0 < VIN < VDD IOL = 1 mA IOH = -1 mA 3.3 5% SDATA, SCLK SDATA, SCLK Condition Min. 3.135 - 2.2 VSS - 0.3 0.7 0 0.7 2.1 VSS - 0.3 2.0 -5 - - 2.4 -10 3 3 - 0.7VDD 0 - - - Max. 3.465 1.0 - 0.35 VDD + 0.5 0.35 1.7 VDD 0.8 VDD + 0.3 - 5 0.4 - 10 5 5 7 VDD 0.3VDD 500 70 2 Unit V V V V V V V V V V A A V V A pF pF nH V V mA mA mA
Rev 1.0, November 21, 2006
Page 15 of 21
CY28439-2
AC Electrical Specifications
Parameter Crystal TDC Description XIN Duty Cycle Condition The device will operate reliably with input duty cycles up to 30/70 but the REF clock duty cycle will not be within specification When XIN is driven from an external clock source Measured between 0.3VDD and 0.7VDD As an average over 1- s duration Over 150 ms Min. 47.5 Max. 52.5 Unit %
TPERIOD T R / TF TCCJ LACC
XIN Period XIN Rise and Fall Times XIN Cycle to Cycle Jitter Long-term Accuracy
69.841 - - - 45 9.997001 7.497751 5.998201 4.998500 3.748875 2.999100 2.499250 9.997001 7.497751 5.998201 4.998500 3.748875 2.999100 2.499250 9.912001 7.412751 5.913201 4.913500 3.663875 2.914100 2.414250 9.912001 7.412751 5.913201 4.913500 3.663875 2.914100 2.414250 -
71.0 10.0 500 300 55 10.00300 7.502251 6.001801 5.001500 3.751125 3.000900 2.500750 10.05327 7.539950 6.031960 5.026634 3.769975 3.015980 2.513317 10.08800 7.587251 6.086801 5.086500 3.836125 3.085900 2.585750 10.13827 7.624950 6.116960 5.111634 3.854975 3.100980 2.598317 100
ns ns ps ppm % ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ps
CPU at 0.7V (SSC refers to -0.5% spread spectrum) TDC CPUT and CPUC Duty Cycle Measured at crossing point VOX TPERIOD TPERIOD TPERIOD TPERIOD TPERIOD TPERIOD TPERIOD TPERIODSS TPERIODSS TPERIODSS TPERIODSS TPERIODSS TPERIODSS TPERIODSS TPERIODAbs TPERIODAbs TPERIODAbs TPERIODAbs TPERIODAbs TPERIODAbs TPERIODAbs 100-MHz CPUT and CPUC Period 133-MHz CPUT and CPUC Period 166-MHz CPUT and CPUC Period 200-MHz CPUT and CPUC Period 266-MHz CPUT and CPUC Period 333-MHz CPUT and CPUC Period 400-MHz CPUT and CPUC Period Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX
100-MHz CPUT and CPUC Period, SSC Measured at crossing point VOX 133-MHz CPUT and CPUC Period, SSC Measured at crossing point VOX 166-MHz CPUT and CPUC Period, SSC Measured at crossing point VOX 200-MHz CPUT and CPUC Period, SSC Measured at crossing point VOX 266-MHz CPUT and CPUC Period, SSC Measured at crossing point VOX 333-MHz CPUT and CPUC Period, SSC Measured at crossing point VOX 400-MHz CPUT and CPUC Period, SSC Measured at crossing point VOX 100-MHz CPUT and CPUC Absolute period Measured at crossing point VOX 133-MHz CPUT and CPUC Absolute period Measured at crossing point VOX 166-MHz CPUT and CPUC Absolute period Measured at crossing point VOX 200-MHz CPUT and CPUC Absolute period Measured at crossing point VOX 266-MHz CPUT and CPUC Absolute period Measured at crossing point VOX 333-MHz CPUT and CPUC Absolute period Measured at crossing point VOX 400-MHz CPUT and CPUC Absolute period Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX
TPERIODSSAbs 100-MHz CPUT and CPUC Absolute period, SSC TPERIODSSAbs 133-MHz CPUT and CPUC Absolute period, SSC TPERIODSSAbs 166-MHz CPUT and CPUC Absolute period, SSC TPERIODSSAbs 200-MHz CPUT and CPUC Absolute period, SSC TPERIODSSAbs 266-MHz CPUT and CPU C Absolute period, SSC TPERIODSSAbs 333-MHz CPUT and CPUC Absolute period, SSC TPERIODSSAbs 400-MHz CPUT and CPUC Absolute period, SSC TSKEW CPU0 to CPU1
Rev 1.0, November 21, 2006
Page 16 of 21
CY28439-2
AC Electrical Specifications (continued)
Parameter TCCJ LACC T R / TF TRFM TR TF VHIGH VLOW VOX VOVS VUDS VRB SRC TDC TPERIOD TPERIODSS TPERIODAbs Description CPUT/C Cycle to Cycle Jitter Long Term accuracy CPUT and CPUC Rise and Fall Times Rise/Fall Matching Rise Time Variation Fall Time Variation Voltage High Voltage Low Crossing Point Voltage at 0.7V Swing Maximum Overshoot Voltage Minimum Undershoot Voltage Ring Back Voltage SRCT and SRCC Duty Cycle 100-MHz SRCT and SRCC Period See Figure 10. Measure SE Measured at crossing point VOX Measured at crossing point VOX Math averages Figure 10 Math averages Figure 10 Condition Measured at crossing point VOX Measured using frequency counter over 0.15 seconds. Measured from VOL = 0.175 to VOH = 0.525V Determined as a fraction of 2*(TR - TF)/(TR + TF) Min. - - 130 - - - 660 -150 250 - -0.3 - 45 9.997001 9.997001 9.872001 9.872001 - - - 130 - - - Math averages Figure 10 Math averages Figure 10 660 -150 250 - -0.3 See Figure 10. Measure SE Measurement at 1.5V Measurement at 1.5V Measurement at 1.5V Measurement at 2.4V Measurement at 0.4V Measured between 0.8V and 2.0V Measured between 0.8V and 2.0V - 45 29.99100 29.9910 29.49100 29.49100 12.0 12.0 1.0 1.0 Max. 80 300 700 20 125 125 850 - 550 VHIGH + 0.3 - 0.2 55 10.00300 10.05327 10.12800 10.17827 250 65 300 700 20 125 125 850 - 550 VHIGH + 0.3 - 0.2 55 30.00900 30.15980 30.50900 30.65980 - - 4.0 4.0 Unit ps ppm ps % ps ps mV mV mV V V V % ns ns ns ns ps ps ppm ps % ps ps mV mV mV V V V % ns ns ns ns ns ns V/ns V/ns
100-MHz SRCT and SRCC Period, SSC Measured at crossing point VOX 100-MHz SRCT and SRCC Absolute Period Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured from VOL = 0.175 to VOH = 0.525V Determined as a fraction of 2*(TR - TF)/(TR + TF)
TPERIODSSAbs 100-MHz SRCT and SRCC Absolute Period, SSC TSKEW TCCJ LACC T R / TF TRFM TR TF VHIGH VLOW VOX VOVS VUDS VRB PCI/PCIF TDC TPERIOD TPERIODSS TPERIODAbs THIGH TLOW Edge Rate Edge Rate PCI Duty Cycle Spread Disabled PCIF/PCI Period Spread Disabled PCIF/PCI Period PCIF and PCI high time PCIF and PCI low time Rising edge rate Falling edge rate Any SRCT/C to SRCT/C Clock Skew SRCT/C Cycle to Cycle Jitter SRCT/C Long Term Accuracy SRCT and SRCC Rise and Fall Times Rise/Fall Matching Rise TimeVariation Fall Time Variation Voltage High Voltage Low Crossing Point Voltage at 0.7V Swing Maximum Overshoot Voltage Minimum Undershoot Voltage Ring Back Voltage
Spread Enabled PCIF/PCI Period, SSC Measurement at 1.5V
TPERIODSSAbs Spread Enabled PCIF/PCI Period, SSC Measurement at 1.5V
Rev 1.0, November 21, 2006
Page 17 of 21
CY28439-2
AC Electrical Specifications (continued)
Parameter TSKEW TCCJ DOT TDC TPERIOD TPERIODAbs TCCJ LACC TLTJ Description Any PCI clock to Any PCI clock Skew PCIF and PCI Cycle to Cycle Jitter DOT96T and DOT96C Duty Cycle DOT96T and DOT96C Period DOT96T/C Cycle to Cycle Jitter DOT96T/C Long Term Accuracy Long Term jitter Condition Measurement at 1.5V Measurement at 1.5V Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measured at crossing point VOX Measurement taken from cross point VOX @ 1 s Measurement taken from cross point VOX @ 10 s T R / TF TRFM TR TF VHIGH VLOW VOX VOVS VUDS VRB DOT96T and DOT96C Rise and Fall Times Measured from VOL = 0.175 to VOH = 0.525V Rise/Fall Matching Rise Time Variation Fall Time Variation Voltage High Voltage Low Crossing Point Voltage at 0.7V Swing Maximum Overshoot Voltage Minimum Undershoot Voltage Ring Back Voltage See Figure 10. Measure SE Measurement at 1.5V Measurement at 1.5V, mean value over 1s Measurement at 1.5V, max. and min. values over 1 s Measurement at 1.5V, mean value over 1s Measurement at 1.5V, max. and min. values over 1 s Measured at 1.5V using frequency counter over 0.15s Measurement at 2.0V Measurement at 0.8V Measurement at 2.0V Measurement at 0.8V Measured between 0.8V and 2.0V Measured between 0.8V and 2.0V Measurement taken@1.5V waveform Measurement taken from cross point VOX @ 1 s Math averages Figure 10 Math averages Figure 10 Determined as a fraction of 2*(TR - TF)/(TR + TF) Min. - - 45 10.41354 10.16354 - - - - 130 - - - 660 -150 250 - -0.3 - 45 20.83125 20.48125 41.67083 41.57083 - 8.094 7.694 16.188 15.388 1.0 1.0 - - - Max. 500 500 55 10.41979 10.66979 250 100 700 700 700 20 125 125 850 - 550 VHIGH + 0.3 - 0.2 55 20.83542 21.18542 41.66250 41.76250 100 10.9 11.5 22.7 22.6 3.0 3.0 300 350 700 Unit ps ps % ns ns ps ppm ps ps ps % ps ps mV mV mV V V V % ns ns ns ns ppm ns ns ns ns V/ns V/ns ps ps ps
DOT96T and DOT96C Absolute Period Measured at crossing point VOX
USB48, 24_48M TDC USB Duty Cycle TPERIOD TPERIODabs TPERIOD24 TPERIOD24abs LACC THIGH TLOW THIGH24 TLOW24 Edge rate Edge rate TCCJ TLTJ USB Period, USB Period 24M Period 24M Period Long Accuracy USB high time (High drive) USB low time (High drive) USB high time (High drive) USB low time (High drive) Rising edge rate (High drive) Falling edge rate (High drive) USB Cycle to Cycle Jitter (High drive) Long Term jitter
24_48M Cycle to Cycle Jitter (High drive) Measurement taken@1.5V waveform
Rev 1.0, November 21, 2006
Page 18 of 21
CY28439-2
AC Electrical Specifications (continued)
Parameter TLTJ TLTJ REF TDC TPERIOD TPERIODAbs Edge Rate Edge Rate TCCJ TSTABLE Description Long Term jitter Long Term jitter Condition Measurement taken from cross point VOX @ 10 s Measurement taken from cross point VOX @ 125 s Measurement at 1.5V Measurement at 1.5V Measurement at 1.5V Measured between 0.8V and 2.0V Measured between 0.8V and 2.0V Measurement at 1.5V Min. - - Max. 700 700 Unit ps ps
REF Duty Cycle REF Period REF Absolute Period Rising edge rate Falling edge rate REF Cycle to Cycle Jitter Clock Stabilization from Power-up
45 69.8203 68.82033 1.0 1.0 - -
55 69.8622 70.86224 4.0 4.0 1000 1.8
ns ns ns V/ns V/ns ps ms
ENABLE/DISABLE and SET-UP
Test and Measurement Set-up
For PCI Single-ended Signals and Reference The following diagrams show the test load configurations for the single-ended PCI, USB, and REF output signals.
P C I/ USB M e a s u re m e n t P o in t
5pF
M e a s u re m e n t P o in t
5pF
REF
M e a s u re m e n t P o in t
5pF
Figure 8. Single-ended Load Configuration
Measurem ent Point
5pF
PCI/ USB
M easurem ent Point
5pF
M easurem ent Point
5pF
REF
M easurem ent Point
5pF
M easurem ent Point
5pF
Figure 9. Single-ended Load Configuration HIGH DRIVE OPTION
Rev 1.0, November 21, 2006
Page 19 of 21
CY28439-2
For Differential CPU, SRC and DOT96 Output Signals
The following diagram shows the test load configuration for the differential CPU and SRC outputs.
CPUT SRCT D O T96T CPUC SRCC D O T96C IR E F
M e a s u re m e n t P o in t
2pF
D if f e r e n t ia l
M e a s u re m e n t P o in t
2pF
Figure 10. 0.7V Single-ended Load Configuration
3 .3 V s ig n a l s
T DC
-
3 .3 V
2 .4 V
1 .5 V
0 .4 V 0V
TR
TF
Figure 11. Single-ended Output Signals (for AC Parameters Measurement)
Ordering Information
Part Number Lead-free Package Type Product Flow
CY28439OXC-2 CY28439OXC-2T CY28439ZXC-2 CY28439ZXC-2T
56-pin SSOP 56-pin SSOP - Tape and Reel 56-pin TSSOP 56-pin TSSOP - Tape and Reel
Commercial, 0 to 85 C Commercial, 0 to 85 C Commercial, 0 to 85 C Commercial, 0 to 85 C
Rev 1.0, November 21, 2006
Page 20 of 21
CY28439-2
Package Drawing and Dimensions
56-Lead Shrunk Small Outline Package O56
.020
28 1
0.395 0.420 0.292 0.299
DIMENSIONS IN INCHES MIN. MAX.
29
56
0.720 0.730 SEATING PLANE 0.088 0.092 0.095 0.110
GAUGE PLANE
.010
0.005 0.010
0.110 0.025 BSC 0.008 0.0135 0.008 0.016 0-8
0.024 0.040
56-Lead Thin Shrunk Small Outline Package, Type II (6 mm x 12 mm) Z56
0.249[0.009]
28 1
DIMENSIONS IN MM[INCHES] MIN. MAX.
7.950[0.313] 8.255[0.325] 5.994[0.236] 6.198[0.244]
REFERENCE JEDEC MO-153 PACKAGE WEIGHT 0.42gms PART # Z5624 STANDARD PKG. ZZ5624 LEAD FREE PKG.
29
56
13.894[0.547] 14.097[0.555]
1.100[0.043] MAX.
GAUGE PLANE 0.25[0.010]
0.20[0.008]
0.851[0.033] 0.950[0.037] 0.500[0.020] BSC 0.051[0.002] 0.152[0.006] SEATING PLANE 0-8
0.508[0.020] 0.762[0.030] 0.100[0.003] 0.200[0.008]
0.170[0.006] 0.279[0.011]
While SLI has reviewed all information herein for accuracy and reliability, Spectra Linear Inc. assumes no responsibility for the use of any circuitry or for the infringement of any patents or other rights of third parties which would result from each use. This product is intended for use in normal commercial applications and is not warranted nor is it intended for use in life support, critical medical instruments, or any other application requiring extended temperature range, high reliability, or any other extraordinary environmental requirements unless pursuant to additional processing by Spectra Linear Inc., and expressed written agreement by Spectra Linear Inc. Spectra Linear Inc. reserves the right to change any circuitry or specification without notice.
Rev 1.0, November 21, 2006
Page 21 of 21

▲Up To Search▲

Price & Availability of CY28439ZXC-2

	To Download CY28439ZXC-2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .